Title: HIGH SPEED SOFTWARE DRIVEN EMULATOR COMPRISED OF A PLURALITY OF EMULATION PROCESSORS WITH IMPROVED BOARD-TO-BOARD INTERCONNECTION CABLE LENGTH IDENTIFICATION SYSTEM

5 Cross Reference to Related Applications:

The following copending applications, assigned to the assignee of the present invention, contain common disclosure and are incorporated herein by reference in their entireties:

	"High Speed Software Driven Emulator Comprised of a Plurality of
10	Emulation Processors with an Improved Maintenance Bus that
	Streams Data at High Speed," Serial No, filed
	, (Attorney Docket No. POU9-2000-0046-US1).
	"High Speed Software Driven Emulator Comprised of a Plurality of
	Emulation Processors with a Method to Allow High Speed Bulk
15	Read/Write Operation Synchronous DRAM While Refreshing the
	Memory," Serial No, filed, (Attorney Docker
	No. POU9-2000-0047-US1).
	"High Speed Software Driven Emulator Comprised of a Plurality of
	Emulation Processors with a Method to Allow Memory Read/Writes
20	Without Interrupting the Emulation," Serial No, filed
	, (Attorney Docket No. POU9-2000-0048-US1).
	"High Speed Software Driven Emulator Comprised of a Plurality of
	Emulation Processors with Improved Multiplexed Data Memory,"
	Serial No. , filed , (Attorney Docket No.

25 POU9-1999-0183-US1).

Field of the Invention:

The invention relates to software driven emulators comprised of a large number of processors on a module, with a large number of modules on a board, and several boards interconnected by cables of different lengths to comprise the emulator engine. More particularly, the invention relates to a method for determining the cable length used in interconnecting two or more boards.

Trademarks:

S/390 and IBM are registered trademarks of International Business
10 Machines Corporation, Armonk, New York, U.S.A. and Lotus is a
registered trademark of its subsidiary Lotus Development
Corporation, an independent subsidiary of International Business
Machines Corporation, Armonk, NY. Other names may be registered
trademarks or product names of International Business Machines
15 Corporation or other companies.

Background:

of software driven emulators has increased The usefulness enormously with growth in the complexity of integrated circuits. Basically, an emulation engine operates to mimic the logical 20 design of a set of one or more integrated circuit chips. emulation of these chips in terms of their logical design is The utilization of for several reasons. highly desirable also grown up with and around the emulation engines has corresponding utilization of design automation tools for 25 construction and design of integrated circuit chip devices. In particular, as part of the input for the design automation process, logic descriptions of the desired circuit chip functions The existence of such software tools are provided.

POU9-2000-0045-US1

processing these descriptions in the design process is well suited to the utilization of emulation engines which electrically configured to duplicate the same logic function that is provided by a design automation tool.

- 5 Utilization of emulation devices permits testing and verification via electrical circuits of logic designs before these designs are committed to a so-called "silicon foundry" for manufacture. input to such foundries is the functional logic description required for the chip and its output is initially a set of 10 photolithography masks which are then used in the manufacture of the desired electrical circuit chip device. Verifying the logic designs are correct in the early stage of chip manufacturing eliminates the need for costly and time-consuming subsequent passes through a silicon foundry.
- 15 Another advantage of emulation systems is that they provide a device that makes possible the early validation of software meant Thus, software can be designed, to operate the emulated chips. evaluated and tested well before the time when actual circuit chips become available. Additionally, emulation systems can also 20 operate as simulator-accelerator devices thus providing high-speed simulation platform.

Emulation engines of the type contemplated by this invention contain an interconnected array of emulation processors (EP). Each emulation processor (hereinafter also sometimes simply 25 referred to as "processor") can be programmed to evaluate logic functions (for example, AND, OR XOR, NOT, NOR, NAND, etc.). program-driven processors operate together as an interconnected unit, emulating the entire desired logic design. designs grow in size, more integrated circuit

processors are required to accomplish the emulation task. An aim, therefore, is to increase the capacity of emulation engines in order to meet the increasingly difficult task of emulating more and more complex circuits and logic functions by increasing 5 the number of emulation processors in each of its modules.

For purposes of better understanding the structure and operation of emulation devices generally, and this invention particularly, United States Patent No. 5,551,013 and patent application Serial No 09/373,125 filed August 12, 1999, both of which are assigned to the assignee of this application, are hereby incorporated herein by reference. The teachings of the pending application improve the basic design of the 5,551,013 patent by interconnecting processors into clusters.

Patent No. 5,551,013, shows an emulation module having multiple 15 (e.g. 64) processors. Multiple modules are mounted on printed circuit boards, and the boards are interconnected by cables. processors within the module are identical. The sequencer and the interconnection network occurs only once in a module. control stores hold a program created by an emulation compiler 20 for a specified processor and the stacks hold data and inputs are addressed by fields previously generated, which corresponding control word to locate the bits for input to the logic element. During each step of the sequencer, an emulation processor emulates a logic function according to the emulation 25 program. A data flow control interprets the current control word to route and latch data within the processor. The node-bit-out presented to specified processor is from a interconnection network where it is distributed to each of the multiplexers (one for each processor) of the module. 30 address field in the control word allows a specified processor to select for its node-bit-in signal the node-bit-out signal from POU9-2000-0045-US1

any of the processors within its module. The node bit is stored in the input stack on every step. During any operation the node-bit-out signal of a specified processor may be accessed by none, one, or all of the processors within the module.

5 A bus connected to the processor output multiplexers enables an output from any emulation processor to be transferred to an input of any other of the emulation processors. As explained in the copending application serial number _____, of clusters processors are advantageously interconnected as an emulation 10 engine such that the setup and storing of results is done in parallel, while the output of one evaluation unit is made available as the input of the next evaluation unit. purpose, processors share input and data stacks, and have a set connections which provides access 'cascade' 15 intermediate values. By tapping 'intermediate' values from one processor, and feeding them to the next, significant emulation speedup is achieved.

At the operating speeds contemplated for the next generation emulator processor chip (ET4), a signal traveling 20 interconnecting cable between two printed circuit experiences a propagation delay that must be accounted for in the operation of the system. A number of conductors (e.g. 64) are bundled into each cable, with all conductors in a given cable the same length. Each conductor in the cable is connected at one end 25 to the pin or terminal of an input connector and at its other end to a pin or output terminal. The corresponding input and output pins are identified in a sequential order (e.g. input pin 0 is connected to output pin 0, input pin 1 to output pin 1, and so In general, a short cable is desirable because the 30 propagation delay is a function of the cable length. because of the physical separation of the various boards that POU9-2000-0045-US1

must be interconnected, it is advantageous to use cables of more than one length; shorter cables where possible and longer cables where necessary. While the propagation delay for a given cable length is known, in a completely assembled emulator engine, the user can not readily determine the length of the cable that has been used. While there have been proposals in the prior art for determining cable lengths in situ, these prior art methods are inefficient.

Summary of the Invention:

10 An object of this invention is the provision of an efficient system and method for identifying any one of several possible cable lengths in an emulation engine.

invention method objects of the are а Other identification that is automatic, and not susceptible to human 15 error, and efficient, in that actual data conductors are used for identification; there need for dedicated is no conductors, which add cost and waste space.

Briefly, this invention contemplates the provision of a system and method for determining which of several possible cable 20 lengths has been used by reversing the end-to-end correspondence of at least two conductors in the cable. A different two conductors are selected to identify respective different cable lengths. Each input pin is connected to a correspondingly identified output pin, except for the pair with the outputs reversed, which pair signifies the cable length. Note that these so-called "board-to-board" cables can be installed such that they start and end on the same board. This improves intra-board processor connectivity.

POU9-2000-0045-US1

In operation, a sequence of code signals are coupled to the cable inputs and the corresponding outputs read out. The inverted output pair is detected and this pair identifies the cable length. The operating program is then compiled and the compiled program accounts for the inverted pair as well as the propagation delay generated by a cable whose length is the same as the identified length.

Brief Description of the Drawings:

The foregoing and other objects, aspects and advantages will be 10 better understood from the following detailed description of a preferred embodiment of the invention, in which:

Figure 1 is a pictorial diagram illustrating emulator boards of an emulator engine whose outputs and inputs are interconnected by multi-conductor cables of various lengths.

 \square 15 Figure 2 is a pictorial diagram of three cables of different lengths.

Figure 3 is a pictoral diagram illustrating the invention.

Figure 4 is a flow chart of the method steps of determining, in accordance with the teachings of the invention, cable length 20 information in an emulation engine.

Detailed Description of the Invention:

Referring now to Figure 1, as will be appreciated by those skilled in the art, an emulator engine is comprised of a

POU9-2000-0045-US1

plurality printed circuit boards 10 to each of which is attached a large number of modules (not shown). Each module includes a large number of processors, as explained in the background section of this application and in the patents and patent 5 applications incorporated herein by reference. Multi-conductor cables 14 are used to interconnect signals from one board to another. It is desirable to keep the cable lengths as short as possible. However, toward achieving this goal, more than one cable length is desirable since a short cable needed to connect 10 certain boards would not be long enough to connect others.

As illustrated in Figure 2, there is a connector 16 (e.g. a pin type connector) on each end of the cable. In the specific exemplary embodiment of the invention, there are sixty-four conductors 15 all of the same length. As will be apparent to one 15 skilled in the art the invention is applicable generally to multi-conductor cables.

Referring now to Figure 3, here the cable has thirty-two "sending" conductors 15 connected to sending pins 00 through 31 the left-hand connector 16L and connected corresponding 20 receiving pins 00 through 31 of the right-hand connector 16R. Tt. also has thirty-two "receiving" conductors 15 connected receiving pins 32 through 63 of the left-hand connector 16L and connected to corresponding sending pins 32 through 63 of the right-hand connector 16R. It will be appreciated that 25 designation sending or receiving to a conductor in cable is not material as far as the cable itself is concerned. conductor pairs connector pins of whose interchanged from the pin assignments at one connector relative to the other, the remaining conductors in the cable are "straight 30 through" connections. That is, the individual conductors 15 in the cable connect a pin at one end of the cable to the POU9-2000-0045-US1

corresponding pin at the other end of the cable (e.g. left-hand pin 1 connected to right-hand pin 1, pin 9 connected to pin 9, and so on.).

In order to identify the length of a cable after it has been 5 installed, the end-to-end connections of at least one pair 20 of Swapping different pairs denotes is swapped. conductors different lengths. For example, the shortest cable may have no next shortest may have conductors swapped. The any consecutively numbered conductors swapped, and the next shortest 10 after that has two other conductors swapped, and so on. Of is not necessary that the it swapped pair consecutively numbered.

In this illustrative embodiment, the conductor connected to the left-hand sending pin 04 is connected to the right-hand receiving pin 05 and the left-hand sending pin 05 is connected to the right-hand receiving pin 04. The emulator is programmed to couple a binary signal to each input pin in a pattern that will allow detection of a swapped pair and the position of the swapped pair in the sequence (e.g. alternating "1s" and "0s").

20 The emulator stores the received pattern, which can be read out storage and analyzed in order to identify the conductors and thus to determine the length of cable to which the pattern was coupled. When an emulation program to be run on the emulator is compiled, the various cable lengths that have been compiler, which makes 25 determined is inputted to the appropriate adjustments in timing to account for the propagation delay through the cable and also makes the appropriate program adjustment so the swapped conductor pair does not cause an error. It will be appreciated that more than one pair may be swapped, if

desired. For example, a pair from the group designated as sending cables and a pair from the group designated as receiving cables.

Referring now to Fig. 4, which summarizes the invention, where 5 the cables of two or more conductor lengths are used to interconnect boards in an emulator engine, at least one pair of receiving pins are physically swapped prior to installation of the cable, block 30. With the cable installed, the emulator is programmed to input a test pattern to the inputs of the cable,

- 10 block 32. The outputs of the test pattern are collected by the emulator, block 34, and the cable length is determined by detecting the specific swapped pair (or pairs), block 36. The emulation program is compiled for the specific cable length and to account for the swapped output pair or pairs, block 38.
- 15 It will also be appreciated that the objects of the invention have been achieved. The method is automatic and not susceptible to human error. The method is also efficient in that actual data conductors are used for identification, so there is no need for dedicated "ID" conductors, which add cost and waste space.
- 20 While the preferred embodiment to the invention has been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.